



STUDENT ID NO

--	--	--	--	--	--	--	--	--	--

TABLE NO:

# MULTIMEDIA UNIVERSITY

## FINAL EXAMINATION

TRIMESTER 2, 2017/2018

### TSN1101 – COMPUTER ARCHITECTURE AND ORGANIZATION ( All Sections /Groups )

2 MARCH 2018  
9.00 a.m. - 11.00 a.m.  
( 2 Hours )

---

#### INSTRUCTIONS TO STUDENTS

1. This Question paper consists of 23 pages (excluding this page and the Appendix) with 2 Sections. Each Section contains 4 Questions.
2. Attempt a total of 5 Questions, with a maximum of 3 Questions from any 1 Section and the remaining 2 Questions from the other Section. Each Question carries 12 marks and the distribution of the marks for each subdivision is given. Maximum allotted marks are 60 marks.
3. Please write all your answers in the Question Paper itself in the space provided.

SECTION A

## Question A1

a) Complete the following table by performing the appropriate conversions.

Decimal	Binary	Hexadecimal	(8 4 -2 -1) code	Gray code
67.875				

(4 marks)

**Continued...**

b) Identify the results of the arithmetic operation  $[(43 + 42) - 41]$  in the following number systems:

- Octal (Base 8)
- Quinary (Base 5)

Show all your calculations.

(2 marks)

**Continued...**

c) Assume the decimal numbers given are

$$X = -49 \text{ and } Y = -78$$

- i) Represent the above decimal numbers in 8-bit two's complement binary representation.
- ii) Perform  $[(X) - (Y)]$  with the numbers represented in 8-bit two's complement binary form.

(1+1=2 marks)


**Continued...**

d) Perform the multiplication of two 4-bit two's complement binary numbers given below. Use Booth's algorithm (flowchart is given below).

Multiplicand (M) =  $1110_2$  or  $-2_{10}$

Multiplier (Q) =  $0011_2$  or  $3_{10}$

(4 marks)



M	A	Q	Q <sub>-1</sub>		
					Initial values
					First cycle
					Second cycle
					Third cycle
					Fourth cycle

Continued...

## Question A2

a) 'AND gate can be called a negative NOR gate'. Prove the validity of the statement by constructing the truth tables for two input AND gate and two input negative NOR gate.


(2 marks)

**Continued...**


b)

- i) Write the Boolean expression for the output X in the following logic diagram.
- ii) Simplify the Boolean expression to the simplest form using rules of Boolean algebra.
- iii) Write the truth table by using the simplified Boolean expression.

(2+2+2=6 marks)



Continued...



**Continued...**

c) For the Boolean function,  $F = (A\bar{B}) + (B\bar{C}) + (\bar{A}B\bar{C})$

- (i) Construct the appropriate truth table, and
- (ii) Find the standard SOP and standard POS expressions.

(2+2=4 marks)

**Continued...**

**Question A3**


a) Assume that a student has to go through three different assessments (Mid-term Test assessment, Lab assessment and final exam assessment) before obtaining the result for a subject. Assume that staff has marked 1 for the result of the assessment if he/she passes that assessment or 0, if he/she fails that assessment. The student has to get minimum of two 1's in the assessment results in order to pass the subject.

Three input signal lines indicate the results of assessments and the single output signal line indicate the final result of the subject. The output should be 1 if the student passes the subject and 0 if he/she fails.

- i) Draw the truth table for the above problem indicating all possible combinations for the results of assessments and the corresponding final result of the subject.
- ii) Minimize the expression into simplified Sum-of-Products (SOP) form.
- iii) Construct a logic diagram using AND-OR gate network.

(3×2=6 marks)

**Continued...**



**Continued...**

b) Construct the truth table for the Half-Adder Circuit with two inputs (Augend (X), Addend (Y)) and two outputs (Carry Out ( $C_{out}$ ), Sum (S)).  
(2 marks)

**Continued...**

c) Implement the following Sum of Products Boolean expression, using an  $8 \times 1$  multiplexer.

$$F = A' B C' D' + A' B C D' + A' B C D + A B' C' D + A B C' D' + A B C' D$$

Perform the following steps for the implementation:

- i) Construct the truth table and evaluate the output, F as 0, 1, variable D or the complement of variable D.
- ii) Draw the connection diagram using an  $8 \times 1$  multiplexer.

(2+2=4 marks)

**Continued...**



**Continued...**

## Question A4


a) A synchronous counter has three negative-edged triggered D flip-flops and three inputs X, Y and Z. Design the counter based on the sequence listed below:

001, 010, 100, 110, 111 and repeats

Undesired states go to don't care on the next clock pulse.

- i) Complete the excitation table. (3 marks)
- ii) Simplify  $D_x$ ,  $D_y$  and  $D_z$  and using K-maps. (6 marks)
- iii) Draw the synchronous counter. (3 marks)


**Continued...**



**Continued...**

**SECTION B****Question B1**

a) The processing required for a single instruction is called an instruction cycle. A simplified three step cycle will include the fetch, execute and interrupt cycles. The basic instruction cycle is shown below:



List the actions taking place during the fetch cycle.

(4 marks)

b) The system interconnection that connects major computer components (processor, memory, I/O) is called a system bus. List and describe the THREE major modules of the system bus.

(3 marks)

**Continued...**

c) Many processor designs include a register, often known as the program status word or status bits register that contain status information. List four common status bits. (2 marks)

d) Assume that a processor that employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR). During the fetch cycle, an instruction is read from memory. List the flow of data during this cycle in the correct order.

(3 marks)

**Continued...**

## Question B2

a) Assume a three-stage pipeline (fetch, execute & write). Draw a timing diagram to show how many units are needed for four instructions.

(2 marks)

b) Assume that a processor employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR), supporting only one-address instructions. List the symbolic sequence of micro-operations for a fetch cycle.

(4 marks)

Continued...

c) Assume that Word 11 contains 22, Word 22 contains 33, Word 33 contains 44, and Word 44 contains 55. Given the memory values above and a one-address machine with an Accumulator (Register A), what values do the following instructions load into the Accumulator?

i) LOAD IMMEDIATE 44	ii) LOAD DIRECT 33
iii) LOAD INDIRECT 22	iv) LOAD IMMEDIATE 22
v) LOAD DIRECT 11	v) LOAD INDIRECT 22

(3 marks)

d) In processor pipelines, in order to overcome branch hazards, static branch prediction techniques can be used. Name these static branch prediction techniques.

(3 marks)

**Continued...**

**Question B3**

a) Machine instructions operate on data (operands). What are the THREE general categories of operands?

(2 marks)

b) Given the following registers and a two-address machine, give your program to compute  $Z = (W - X)/(Y + P \times Q) / (Y - X)$ . Available instructions are given below:

- a. Registers: A, B and C
- b. Instructions: MOV R1,#DATA; MOV R1, R2; ADD R1, R2; SUB R1,R2; MUL R1,R2 and DIV R1,R2

Store the result in Register A. (Hint: Instruction format – opcode destination, source)

(3 marks)

**Continued...**

c) Suppose an 8-bit data word stored in memory is 01111001. Using the Hamming algorithm, determine what check bits would be stored in memory with the data word. Show how you got your answer.

(5 marks)

Bit Position	12	11	10	9	8	7	6	5	4	3	2	1
Bits	D8	D7	D6	D5	C8	D4	D3	D2	C4	D1	C2	C1
Word												
Check bit												

d) Peripherals are connected to the computer through I/O modules. Why do we not connect the peripherals directly to the system bus?

(2 marks)

Continued...

**Question 4**

a) List any four characteristics of a RISC instruction set architecture.

(2 marks)

b) Directory protocols collect and maintain information about where copies of lines reside. There is a centralized controller that is part of the main memory controller, and a directory that is stored in main memory. The directory contains global state information about the contents of the various local caches. Explain how the controller is able to maintain cache coherence.

(4 marks)

**Continued...**

c) State and explain any two benefits of a Symmetric Multiprocessor (SMP).

(2 marks)

d) Write ARM instructions to find the 1's complement and 2's complement of a 32 bit number in memory address 0x1000 and store the result in memory addresses 0x7000 and 0x7004.

(4 marks)

**End of Page.**

## Appendix

ARM® and Thumb®-2 Instruction Set

## Quick Reference Card

Key to Tables		
<code>Rn {, &lt;opsh&gt;}</code>	See Table <b>Register, optionally shifted by constant</b>	
<code>&lt;Operand2&gt;</code>	See Table <b>Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.	
<code>&lt;fields&gt;</code>	See Table <b>PSR fields</b> .	
<code>&lt;PSR&gt;</code>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	
<code>C*, V*</code>	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	
<code>&lt;Rs sh&gt;</code>	Can be Rn or an immediate shift value. The values allowed for each shift type are the same as those shown in Table <b>Register, optionally shifted by constant</b> .	
<code>x, y</code>	B meaning half-register [15:0], or T meaning [31:16].	
<code>&lt;inum8m&gt;</code>	ARM: a 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits. Thumb: a 32-bit constant, formed by left-shifting an 8-bit value by any number of bits, or a bit pattern of one of the forms 0xXXXXXXXY, 0x0XYY0XY or 0xXY00XXYY.	
<code>&lt;prefix&gt;</code>	See Table <b>Prefixes for Parallel Instructions</b>	
<code>[IA IB DA DB]</code>	Increment After, Increment Before, Decrement After, or Decrement Before. IA, IB and DA are not available in Thumb state. If omitted, defaults to IA. B, SE, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively.	
<code>&lt;size&gt;</code>	SB and SH are not available in STR instructions.	

Operation	§	Assembler	S updates	Action	Notes
Add	Add with carry wide saturating (doubled)	ADD(S) Rd, Rn, <Operand2> ADD(S) Rd, Rn, <Operand2> T2 ADD Rd, Rn, #<imm12> Q(D)ADD Rd, Rn, Rn	N Z C V	Rd := Rn + Operand2 Rd := Rn + Operand2 + Carry Rd := Rn + imm12, imm12 range 0-4095 Rd := SAT(Rn + Rn) doubled; Rd := SAT(Rn + SAT(Rn * 2))	N N T,P Q
Address	Form PC-relative address	ADR Rd, <label>		Rd := <label>; for <label> range from current instruction see Note L	N,L
Subtract	Subtract with carry wide reverse subtract reverse subtract with carry saturating (doubled) Exception return without stack	SUB(S) Rd, Rn, <Operand2> SEC(S) Rd, Rn, <Operand2> T2 SUB Rd, Rn, #<imm12> RSB(S) Rd, Rn, <Operand2> RSC(S) Rd, Rn, <Operand2> Q(D)SUB Rd, Rn, Rn SUBS PC, LR, #<imm8>	N Z C V	Rd := Rn - Operand2 Rd := Rn - Operand2 - NOT(Carry) Rd := Rn - imm12, imm12 range 0-4095 Rd := Operand2 - Rn Rd := Operand2 - Rn - NOT(Carry) Rd := SAT(Rn - Rn) doubled; Rd := SAT(Rn - SAT(Rn * 2)) PC = LR - imm8, CTRSH = SPS(Recursion mode), imm8 range 0-255.	N N T,P N A Q T
Parallel arithmetic	Halfword-wise addition Halfword-wise subtraction Byte-wise addition Byte-wise subtraction Halfword-wise exchange, add, subtract Halfword-wise exchange, subtract, add Unsigned sum of absolute differences and accumulate	6 <prefix>ADDH Rd, Rn, Rm 6 <prefix>SUBH Rd, Rn, Rm 6 <prefix>ADDB Rd, Rn, Rm 6 <prefix>SUBB Rd, Rn, Rm 6 <prefix>ASXH Rd, Rn, Rm 6 <prefix>SAX Rd, Rn, Rm 6 USADS Rd, Rn, Rm 6 USADAR Rd, Rn, Rm, Rs		Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0] Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0] Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[31:24] := Rn[31:16] + Rm[23:16] Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0] Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[31:24] := Rn[31:16] - Rm[23:16] Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0] Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16] Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16] Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) Rd := Rn + Abs(Rm[31:24] - Rn[31:24]) + Abs(Rn[23:16] - Rn[23:16]) + Abs(Rm[15:8] - Rn[15:8]) + Abs(Rm[7:0] - Rn[7:0])	G G G G G G G G
Saturate	Signed saturate word, right shift Signed saturate word, left shift Signed saturate two halfwords Unsigned saturate word, right shift Unsigned saturate word, left shift Unsigned saturate two halfwords	6 SSAT Rd, #<sat>, Rm, ASR <sh> 6 SSAT Rd, #<sat>, Rm, LSL <sh> 6 SSAT16 Rd, #<sat>, Rm 6 USAT Rd, #<sat>, Rm, ASR <sh> 6 USAT Rd, #<sat>, Rm, LSL <sh> 6 USAT16 Rd, #<sat>, Rm		Rd := SignedSsat(Rm ASR sh), sat, <sat> range 1-32, <sh> range 1-31. Rd := SignedSsat(Rm LSL sh), sat, <sat> range 1-32, <sh> range 0-31. Rd := SignedSsat(Rm[31:16], sat), Rd := SignedSsat(Rm[31:16], sat), <sat> range 1-16. Rd := UnsignedSsat(Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-31. Rd := UnsignedSsat(Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31. Rd[31:16] := UnsignedSsat(Rm[31:16], sat), Rd[15:0] := UnsignedSsat(Rm[15:0], sat), <sat> range 0-15.	Q,R Q Q Q,R Q Q

## ARM and Thumb-2 Instruction Set Quick Reference Card

## ARM and Thumb-2 Instruction Set Quick Reference Card

Operation	S	Assembler	Action	Notes
Bit Field				
Bit Field Clear	12	BFC Rd, #<lsb>, #<width>	Rd[width]+lsb-1:lsb] := 0, other bits of Rd unaffected	
Bit Field Insert	12	BFI Rd, Rn, #<lsb>, #<width>	Rd[width]+lsb-1:lsb] := Rn[width-1:0], other bits of Rd unaffected	
Signed Bit Field Extract	12	SEPX Rd, Rn, #<lsb>, #<width>	Rn[width-1:0] = Rd[width]+lsb-1:lsb], Rn[31:width] = Replicate(Rn[width-1:lsb-1])	
Unsigned Bit Field Extract	12	UEPX Rd, Rn, #<lsb>, #<width>	Rd[width-1:0] = Rn[width-1:lsb-1]y0], Rd[31:width] = Replicate(0)	
Pack				
Pack halfword bottom + top	6	PKHET Rd, Rn, Rm, LSL #<sh>	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rn[LSL #<sh>]31:16), sh 0-31.	
Pack halfword top + bottom	6	PKHETB Rd, Rn, Rm, ASR #<sh>	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rn ASR sh)15:0], sh 1-32.	
Signed extend				N
Halfword to word	6	SXTW Rd, Rn, ROR #<sh>	Rd[31:0] := SignExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Two bytes to halfwords	6	SXTB16 Rd, Rm, ROR #<sh>	Rd[31:16] := SignExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Byte to word	6	SXTB Rd, Rn, ROR #<sh>	Rd[31:0] := SignExtend((Rn ROR (8 * sh)7:0)), sh 0-3.	
Unsigned extend				N
Halfword to word	6	UXTH Rd, Rn, ROR #<sh>	Rd[31:0] := ZeroExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Two bytes to halfwords	6	UXTB16 Rd, Rm, ROR #<sh>	Rd[31:16] := ZeroExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Byte to word	6	UXTB Rd, Rn, ROR #<sh>	Rd[31:0] := ZeroExtend((Rn ROR (8 * sh)7:0)), sh 0-3.	
Signed extend with add				N
Halfword to word, add	6	SXTAH Rd, Rn, Rm, ROR #<sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Two bytes to halfwords, add	6	SXTAB16 Rd, Rn, Rm, ROR #<sh>	Rd[31:16] := Rn[31:16] + SignExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Byte to word, add	6	SXTAB Rd, Rn, Rm, ROR #<sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rn ROR (8 * sh)7:0)), sh 0-3.	
Unsigned extend with add				N
Halfword to word, add	6	UXTAH Rd, Rn, Rm, ROR #<ah>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Two bytes to halfwords, add	6	UXTAB16 Rd, Rn, Rm, ROR #<ah>	Rd[31:16] := Rn[31:16] + ZeroExtend((Rn ROR (8 * sh)15:0)), sh 0-3.	
Byte to word, add	6	UXTAB Rd, Rn, Rm, ROR #<ah>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rn ROR (8 * sh)7:0)), sh 0-3.	
Reverse				
Bytes in word	12	RBIT Rd, Rn	For 0 < i < 32; i++ : Rd[i] := Rn[31-i]	
Bytes in word	6	RREV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	N
Bytes in both halfwords	6	REV16 Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	N
Bytes in low halfword, sign extend	6	REVSH Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * #FF	N
Select				
Select bytes	6	SEL Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bit[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
If-Then				
If-Then	12	IT{pattern} {cond}	Makes up to four following instructions conditional, according to pattern, pattern is a string of up to three letters. Each letter can be 'T' (Then) or 'E' (Else). The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is E. See Table Condition Field for available condition codes.	T/E
Branch				
Branch with link and exchange	4T	BL <label>	PC := label, label is this instruction ±32MB (T2: ±16MB, T: -252 + 256M)	N, B
Branch with link and exchange (1)	5T	BLX <label>	LR := address of next instruction, PC := label, label is this instruction ±32MB (T2: ±16MB).	N
Branch with link and exchange (2) and change to Jazelle state	5I	BLX Rm	PC := Rm, Target is Thumb if Rm[0] is 1, ARM if Rm[0] is 0.	C
Compare, branch if (non) zero	5I	CB{N}2 Rn, <label>	LR := address of next instruction, PC := label, Change instruction set.	
Table Branch Byte	12	TBR [Rn, Rm]	LR := address of next instruction, PC := Rm[31:1], Change to Thumb if Rm[0] is 1, to ARM if Rm[0] is 0.	
Table Branch Halfword	12	TBH [Rn, Rm, LSL #1]	Change in Jazelle state if available If Rn == or != 0 then PC := label, label is this instruction + 4-13H.	N
Move to or from PSR				
PSR to register		MRS Rd, <PSR>	Rd := PSR	
register to PSR		MRS <Rn>, <fields>, Rm	PSR := Rn (selected bytes only)	
immediate to PSR		MRS <Rn>, <fields>, #<imm8m>	PSR := imm8, Rn (selected bytes only)	
Processor state change				
Change processor state	6	CPSID <iflags> {, #<p_mode>}	Disable specified interrupts, optional change mode.	N
Change processor mode	6	CFSIE <iflags> {, #<p_mode>}	Enable specified interrupts, optional change mode.	N
Set endianness	6	CPS #<p_mode>		
		SETEND <endianness>	Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian).	N

## ARM Instruction Set Quick Reference Card

Single data item loads and stores	S	Assembler	Action if <op> is LDR	Action if <op> is STR	Notes
Load or store word, byte or halfword					
Immediate offset		<op>{size}{T} Rd, [Rn {, #<offset>}]{!}{!}{!}	Rd := [address, size]	[address, size] := Rd	1, N
Post-indexed, immediate		<op>{size}{T} Rd, [Rn, #<offset>]	Rd := [address, size]	[address, size] := Rd	2
Register offset		<op>{size}{T} Rd, [Rn {, +/- Rm {, #<opsh>}}]{!}{!}{!}	Rd := [address, size]	[address, size] := Rd	3, N
Post-indexed, register		<op>{size}{T} Rd, [Rn, +/- Rm {, #<opsh>}]	Rd := [address, size]	[address, size] := Rd	4
PC-relative		<op>{size}{T} Rd, <label>	Rd := [label, size]	Not available	5, N
Load or store doubleword					
Immediate offset	SE	<op>D Rd1, Rd2, [Rn {, #<offset>}]{!}{!}{!}	Rd1 := [Rd1, address + 4], Rd2 := [Rd2, address + 4]	[address] := Rd1, [address + 4] := Rd2	6, 9
Post-indexed, immediate	SE	<op>D Rd1, Rd2, [Rn1, #<offset>]{!}{!}{!}	Rd1 := [Rd1, address], Rd2 := [Rd2, address + 4]	[address] := Rd1, [address + 4] := Rd2	6, 9
Register offset	SE	<op>D Rd1, Rd2, [Rn1, +/- Rm1, #<opah>]{!}{!}{!}	Rd1 := [Rd1, address], Rd2 := [Rd2, address + 4]	[address] := Rd1, [address + 4] := Rd2	7, 9
Post-indexed, register	SE	<op>D Rd1, Rd2, [Rn1, +/- Rm1, <label>]{!}{!}{!}	Rd1 := [Rd1, address], Rd2 := [Rd2, address + 4]	[address] := Rd1, [address + 4] := Rd2	7, 9
PC-relative	SE	<op>D Rd1, Rd2, <label>	Rd1 := [label], Rd2 := [label + 4]	Not available	8, 9

Preload data or instruction	S (PLD)	S (PLI)	Assembler	Action if <op> is PLD	Action if <op> is PLI	Notes
Immediate offset	SE	?	<op> (Rn {, #<offset>})	Preload address, 32[ data]	Preload [address, 32] (instruction)	1, C
Register offset	SE	?	<op> (Rn, +/- Rm {, #<opsh>})	Preload address, 32[ data]	Preload [address, 32] (instruction)	3, C
PC-relative	SE	?	<op> <label>	Preload [label, 32] (data)	Preload [label, 32] (instruction)	5, C

Other memory operations	S	Assembler	Action	Notes
Load multiple		LDM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>-PC>	Ldm list of registers from [Rn]	N, 1
		LDM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>-PC>	Ldm registers, PC := [address][31:1] (8 32): Change to Thumb if [address][0] is 1	1
		LDM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>-PC>^	Ldm registers, branch (8 32) and exchange, CPSR := SPSR. Exception modes only.	1
		LDM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>-PC>	Ldm list of user mode registers from [Rn]. Privileged modes only.	1
Pop		POP <reglist>	Canonical form of LDM SP1, <reglist>	N
Load exclusive		LDREX Rn, [Rn]	Rd := [Rn, tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC]	
	6K	LDREXH Rn, [Rn]	Rd1 := [Rn1, tag address as exclusive access. Outstanding tag set if not shared address, Rd1, Rn not PC]	
	6K	LDREX W Rn, [Rn]	Rd1 := [Rn1] or Rd2 := [Rn2], tag address as exclusive access. Outstanding tag set if not shared address, Rd1, Rn not PC	
	6K	LDREX RD Rn, [Rn]	Rd1 := [Rn1], Rd2 := [Rn2], tag addresses as exclusive access. Outstanding tag set if not shared addresses, Rd1, Rd2, Rn not PC	9
Store multiple		STM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>	Store list of registers to [Rn]	N, 1
		STM{IA}{IB}{DA}{DB} Rn{!}{!}{!}, <reglist>^	Store list of user mode registers to [Rn]. Privileged modes only.	1
Push		PUSH <reglist>	Canonical form of STM SP1, <reglist>	N
Store exclusive		STREX Rn, Rm, [Rn]	If allowed, [Rn] := Rm, clear exclusive tag. Rd := 0, Else Rd := 1, Rd, Rm, Rn not PC.	
	6K	STREXH Rn, Rm, [Rn]	If allowed, [Rn] := Rm1 or [Rn] := Rm2, clear exclusive tag, Rd := 0, Else Rd := 1, Rd, Rm1, Rm2, Rn not PC.	
	6K	STREX W Rn, Rm1, Rm2, [Rn]	If allowed, [Rn] := Rm1, [Rn+4] := Rm2, clear exclusive tags, Rd := 0, Else Rd := 1, Rd, Rm2, Rn not PC.	9
Clear exclusive	6K	CLREX	Clear local processor exclusive tag	C

Notes: availability and range of options for Load, Store, and Preload operations					
Note	ARM Word, B, D	ARM SB, H, SH	ARM T, BT	Thumb-2 Word, B, SB, H, SH, D	Thumb-2 T, BT, SBT, HT, SHT
1	offset: -4095 to +4095	offset: -255 to +255	offset: 0	offset: 255 to +255 if writeback. 255 to -4095 otherwise	offset: 0 to +255, writeback not allowed
2	offset: -4095 to +4095	offset: 255 to +255	offset: 0	offset: 255 to +255	Not available
3	Full range of (., <opsh>)	(., <opsh>) not allowed	Not available	<opsh> restricted to LSL #<sh>, <sh> range 0 to 3	Not available
4	Full range of (., <opsh>)	(., <opsh>) not allowed	Not available	<opsh> not available	Not available
5	label within +/- 4092 of current instruction	Not available	Not available	label within +/- 4092 of current instruction	Not available
6	offset: -255 to +255	+	-	offset: -1020 to +1020, must be multiple of 4.	-
7	(., <opsh>) not allowed	+	-	Not available	-
8	label within +/- 252 of current instruction	-	-	Not available	-
9	Rd1 even, and not r14, Rd2 := Rd1 + 1.	-	-	Rd1 := PC, Rd2 := PC	-

## ARM Instruction Set Quick Reference Card

Coprocessor operations	§	Assembler	Action	Notes	
Data operations		<code>CDP(2) &lt;copr&gt;, &lt;op1&gt;, CRd, CRn, CRm!, &lt;op2&gt;</code>	Coprocessor defined	C2	
Move to ARM register from coprocessor		<code>MRC(2) &lt;copr&gt;, &lt;op1&gt;, Rd, CRn, CRm!, &lt;op2&gt;</code>	Coprocessor defined	C2	
Two ARM register move	5E	<code>MRRC &lt;copr&gt;, &lt;op1&gt;, Rd, Rn, CRm</code>	Coprocessor defined	C2	
Alternative two ARM register move	6	<code>MRRC2 &lt;copr&gt;, &lt;op1&gt;, Rd, Rn, CRm</code>	Coprocessor defined	C	
Move to coproc from ARM reg	5E	<code>MCR(2) &lt;copr&gt;, &lt;op1&gt;, Rd, CRn, CRm!, &lt;op2&gt;</code>	Coprocessor defined	C2	
Two ARM register move	6	<code>MCRR &lt;copr&gt;, &lt;op1&gt;, Rd, Rn, CRm</code>	Coprocessor defined	C2	
Alternative two ARM register move	6	<code>MCRR2 &lt;copr&gt;, &lt;op1&gt;, Rd, Rn, CRm</code>	Coprocessor defined	C	
Loads and stores, pre-indexed		<code>&lt;op&gt;(2) &lt;copr&gt;, CRd, [Rn], #+/-&lt;offsetLH*4&gt;{11}</code>	Op: LDC or SPC, offset: multiple of 4 in range 0 to 1020.	C2	
Loads and stores, zero offset		<code>&lt;op&gt;(2) &lt;copr&gt;, CRd, [Rn] {, R-bit copro. option}</code>	Op: LDC or SPC.	Coprocessor defined	C2
Loads and stores, post-indexed		<code>&lt;op&gt;(2) &lt;copr&gt;, CRd, [Rn], #+/-&lt;offsetLH*4&gt;</code>	Op: LDC or SPC, offset: multiple of 4 in range 0 to 1020.	Coprocessor defined	C2

Miscellaneous operations	§	Assembler	Action	Notes
Swap word	5	<code>SWP Rd, Rn!, Rm!</code>	<code>temp := [Rn], [Rn] := Rm, Rd := temp.</code>	D
Swap byte		<code>SWPB Rd, Rn, [Rn]</code>	<code>temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp</code>	D
Store return state	6	<code>SUSI1A[1B]DA[DB] SP{11}, {Op mode}</code>	<code>[SPn] := LR, [SPn + 4] := CPSR</code>	C, 1
Return from exception	6	<code>RPR{TA TE DA DR} Rn{11}</code>	<code>PC := [Rn], CPSR := [Rn + 4]</code>	C, 1
Breakpoint	5	<code>BKPT &lt;imm16&gt;</code>	Prefetch abort or enter debug state, 16-bit bitfield encoded in instruction.	C, N
Secure Monitor Call	2	<code>SMC &lt;imm16&gt;</code>	Secure Monitor Call exception, 16-bit bitfield encoded in instruction. Formerly SMI.	N
Supervisor Call		<code>SVC &lt;imm24&gt;</code>	Supervisor Call exception, 24-bit bitfield encoded in instruction. Formerly SWI.	N
No operation	6	<code>NOP</code>	None, might not even consume any time.	N
Hints				
Debug Hint	7	<code>DBG</code>	Provide hint to debug and related systems.	
Data Memory Barrier	7	<code>DMB</code>	Ensure the order of observation of memory accesses.	C
Data Synchronization Barrier	7	<code>DSB</code>	Ensure the completion of memory accesses.	C
Instruction Synchronization Barrier	7	<code>ISB</code>	Flush processor pipeline and branch prediction logic.	C
Set event	T2	<code>SEV</code>	Signal event in multiprocessor system. NOP if not implemented.	N
Wait for event	T2	<code>WFE</code>	Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented.	N
Wait for interrupt	T2	<code>WFI</code>	Wait for IRQ, FIQ, Imprecise abort, or Debug entry request. NOP if not implemented.	N
Yield	T2	<code>YIELD</code>	Yield control to alternative thread. NOP if not implemented.	N

Notes	
A	Not available in Thumb state.
B	Can be conditional in Thumb state without having to be in an IT block.
C	Condition codes are not allowed in ARM state.
C2	The optimal 2 is available from ARMv5. It provides an alternative operation. Condition codes are not allowed for the alternative form in ARM state.
D	Deprecated. Use LDREX and STREX instead.
G	Updates the four GE flags in the CPSR based on the results of the individual operations.
I	IA is the default, and is normally omitted.
L	ARM: <imm8m>, 16-bit Thumb; multiple of 4 in range 0-1020, 32-bit Thumb: 0-4095.
N	Some or all forms of this instruction are 16-bit (Narrow) instructions in Thumb-2 code. For details see the <i>Thumb 16-bit Instruction Set (UMI) Quick Reference Card</i> .
P	Rn can be the PC in Thumb state in this instruction.
Q	Sets the Q flag if saturation (addition or subtraction) or overflow (multiplication) occurs. Read and reset the Q flag using MRS and MSR.
R	<sh> range is 1-32 in the ARM instruction.
S	The S modifier is not available in the Thumb-2 instruction.
T	Not available in ARM state.
U	Not allowed in an IT block. Condition codes not allowed in either ARM or Thumb state.

## ARM Instruction Set Quick Reference Card

ARM architecture versions	
n	ARM architecture version n and above
n1, n2	For 3 variants of ARM architecture version n and above
5E	ARM v5E, 6 and above
T2	All Thumb-2 versions of ARM v6 and above
6K	ARMv6K and above for ARM instructions, ARMv7 for Thumb
Z	All Security extension versions of ARMv6 and above
RM	ARMv7-R and ARMv7-M only
XS	XScale coprocessor instruction

Flexible Operand 2	
Immediate value	#<imm8m>
Register, optionally shifted by constant (see below)	Rn {, <opshift>}
Register, logical shift left by register	Rn, LSL Rs
Register, logical shift right by register	Rn, LSR Rs
Register, arithmetic shift right by register	Rn, ASR Rs
Register, rotate right by register	Rn, ROR Rs

Condition Field		
Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

All ARM instructions (except those with Note C or Note 11) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.

All Thumb-2 instructions (except those with Note 11) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.

On processors without Thumb-2, the only Thumb instruction that can have a condition code is B <label>.

Register, optionally shifted by constant	
(No shift)	Rn
Logical shift left	Rn, LSL #<shift>
Logical shift right	Rn, LSR #<shift>
Arithmetic shift right	Rn, ASR #<shift>
Rotate right	Rn, ROR #<shift>
Rotate right with extend	Rn, RRX

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System

Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

## Proprietary Notice

Words and logos marked with <sup>TM</sup> or <sup>®</sup> are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous development and improvements. All features of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC-0001L

## Change Log

Issue	Date	Change	Issue	Date	Change
A	June 1995	First Release	B	Sept 1996	Second Release
C	Nov 1995	Third Release	D	Oct 1999	Fourth Release
E	Oct 2000	Fifth Release	F	Sept 2001	Sixth Release
G	Jan 2003	Seventh Release	H	Oct 2003	Eight Release
I	Dec 2004	Ninth Release	J	May 2005	RVCT 2.2 SPI
K	March 2006	RVCT 3.0	L	March 2007	RVCT 3.1